



UNITED STATES PATENT AND TRADEMARK OFFICE

T.D

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/737,124	12/17/2003	Young-Doug Kim	8947-000074/US	5936

30593 7590 06/28/2006

HARNES, DICKEY & PIERCE, P.L.C.
P.O. BOX 8910
RESTON, VA 20195

EXAMINER

DANG, KHANH

ART UNIT PAPER NUMBER

2111

DATE MAILED: 06/28/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No. 10/737,124	Applicant(s) KIM ET AL.	
Examiner Khanh Dang	Art Unit 2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 4/21/2006 amendment.
- 2a) This action is **FINAL**.
- 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-33 is/are pending in the application.
4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-33 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 112

Claims 1-33 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

In claims 1, 14, 19, and 26, the newly introduced limitation: "at the same time" to claims 1, 14, 19, and 26 constitutes new matter, since there is no support from the originally filed specification. If Applicants disagree, Applicants must point to the originally filed specification, citing page and line number, for support of the limitation: "at the same time" (claims 1, 14, 19, and 26).

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claims 25 and 33 are rejected under 35 USC 101 because the claimed invention is directed to non-statutory subject matter.

At the outset, claims 25 and 33 are directed to a "software" which is a computer program. It is Applicants' own admission that claims 25 and 33 are directed to a "software," which is a computer program. The description or expressions of the programs, are not physical things." They are neither computer components nor statutory

processes, as they are not "acts" being performed. Such claimed computer programs do not define any structural and functional interrelationships between the computer program and other claimed elements of a computer, which permit the computer program's functionality to be realized.

In order to overcome the 35 USC 101 rejection, claims 25 and 33 must be amended in such a way that they must clearly directed to a method that is implemented by hardware.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-10, 13-33 are rejected under 35 U.S.C. 102(b) as being anticipated by Kenny (6,393,506).

As broadly drafted, these claims do not define any structure that differs from Kenny.

With regard to claim 1, Kenny discloses an arbiter (arbiter 4, Fig. 1, for example) in a system (shown generally at Fig. 1) for generating a pseudo-grant signal to all

Art Unit: 2111

requesting master units (the virtual channel grant signal is readable on the so-called "pseudo-grant signal." In particular, in Kenny, a master module initializes bus access by asserting address and bus request signals on the bus 11. The arbiter 4 and the slave module detect the address and request signals asserted by the master module. The arbiter 4 then identifies the master module making the request, determines the master module's priority, and grants a virtual channel. The virtual channel granted can be arbitrarily selected by an allocation procedure. Alternatively, each subsystem may be configured with a fixed virtual channel with a pre-assigned priority. Pre-designating virtual channels and priorities for each module simplifies processing by eliminating allocation procedures and requiring arbiter 4 to merely match the I/O address of the requesting master module to that master module's pre-assigned virtual channel and pre-assigned priority, referencing a table stored in a register of arbiter 4 or elsewhere. Upon detecting the master 's assertion of the ADD/REQ signal, the arbiter asserts signal GNT CHNLA to indicate assignment of a virtual channel to the master. After asserting signal GNT CHNLA, arbiter 4 returns to its initial state 47 to wait for the next ADD/REQ signal. A virtual channel is relinquished by the master module upon completion of the data transfer for which the virtual channel was requested. Arbiter 4 then removes the virtual channel from its list of granted virtual channels, thus allowing it to be reassigned to another master/slave pair requesting data bus access. Alternatively, if a dynamic priority allocation scheme is used, the virtual channel's priority is reduced. Under one such scheme, the virtual channel is not taken away from its master and slave modules, unless a new

virtual channel request is received by arbiter 4, and all virtual channels are granted) and for receiving transaction information from all requesting master units in response to the pseudo-grant signal (after asserting signal GNT CHNLA, arbiter 4 returns to its initial state 47 to wait for the next ADD/REQ signal from each of the master). With regard to the newly added limitation “at the same time,” note that in Kenny, the arbiter 4 in Kenny “assigns a virtual channel to each master/slave pair requesting the data bus for data transfer between the master module and a slave module. Each virtual channel represents a timeslice on the bus and is owned by a separate master/slave pair, thereby permitting multiple master/slave pairs to have concurrent ownership of the singular data bus” (emphasis added). Note that the word “concurrent” means “at the same time.” In another word, the arbiter 4 grants or bus ownership bus grant to the virtual channel of every requesting master before actual arbitration, wherein “data transfer between the master/slave pair commences immediately upon the arbiter asserting the appropriate ‘channel active’ signal.” It is clear that assigning concurrent ownership (bus ownership or bus grant) of a single data bus to each master by the arbiter before actual arbitration is interpreted as providing a pseudo or fake bus grant signal by the arbiter to each master at the same time. In any event, from Fig. 9A and B of Kenny, at the same time (the time or clock cycle defined by t_1 - t_5 , or the time defined by difference between t_5 and t_1) pseudo grant signal is generated to each master. Alternatively, note that channels A, B, and C (Figs. 9(A, B) use the same time scale t_0 - t_{16} (see Fig. 9A, B). Therefore, at the same time t_5 , all pseudo signals are grant or bus ownership are grant to all requesting masters.

With regard to claim 2, it is clear that the arbiter 4 further performs arbitration based on the transaction information such as the pre-assigned priority received from the requesting master.

With regard to claim 3, it is clear that in Kenny, the arbiter 4 includes a master interface for interfacing with the masters (see at least Fig. 1 and description thereof) for generating the pseudo-grant signal (virtual channel grant signal GNT CHNLA) to all the requesting masters, for receiving the transaction information from all the requesting master units in response to the pseudo-grant signal (after asserting signal GNT CHNLA, arbiter 4 returns to its initial state 47 to wait for the next ADD/REQ signal from each of the master), and for generating a ready signal (CHNLA ACTIVE, for example) to a selected one of the requesting master units.

With regard to claim 4, it is clear that the arbiter 4's the master interface includes at least one generator for generating the pseudo-grant signals (GNT CHNLA) from at least one request signal (ADD/REQ) from all the requesting masters.

With regard to claim 5, it is clear that the master interface including at least one circuit for converting a target slave ready signal (CHNLA RDY) from at least one slave (also slave in Kenny) into a data transfer ready signal (CHNLA ACTIVE, for example) for a selected one of the requesting master units.

With regard to claim 6, it is clear that the ready signal (CHNLA RDY) is for data transfer.

With regard to 7, it is clear that data can only be transferred when the bus is available. In other words, the ready signal (CHNLA RDY) indeed indicates bus availability.

With regard to claim 8, it is clear that in Kenny, the arbiter including a controller interface for requesting at least one slave unit to prepare for data transfer in response to the target information (in Kenny, the target information is the address of the slave, ADD, for example) from the selected one of the requesting masters. Note that all modules as shown in Fig. 1, as in any conventional interconnected modules include respective interface for communication among modules. See also col. 5, line 28 to col. 6, line 21).

With regard to claim 9, it is clear that the controller interface is a slave controller interface which interacts with at least one slave controller of the at least one slave unit. Note that all modules as shown in Fig. 1, as in any conventional interconnected modules) include respective interface for communication among modules. See also col. 5, line 28 to col. 6, line 21).

With regard to claim 10, it is clear that slave memory 6 includes slave controller to control the slave memory.

With regard to claim 13, each driver layer 12 of each master includes registers 21, 22 and 23. Registers 21, 22, and 23 latch read, address and write data, respectively. A master or system clock FCLK (not shown), is received at terminal 24 to synchronize registers 21, 22 and 23 with timing on the bus.

With regard to claims 14-33, see discussion above, since the subject matter presented in claims 14-33 has already been addressed.

With regard to claim 29, note also that it is clear from the discussion above that the steps of generating the request from the master, receiving the request and generating a virtual channel grant signal from the arbiter 4, supplying information from the master, and preparing for data transfer constitute a first stage and completing and transferring constitute a second stage and the first and second stage occur concurrently.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kenny.

Kenny, as discussed above, discloses the claimed invention including the use of interface controllers for the arbiter and slave module such as the memory module 6. Kenny does not disclose the use of SDRAM (Synchronous Dynamic Random Access Memory). However, memory such as SRAM is old and well-known in the art as evidenced by the definition of SDRAM provided by Wikipedia.com. cited below. SDRAM

is an improvement to standard DRAM in that it retrieves data alternately between two sets of memory. This eliminates the delay caused when one bank of addresses is shut down while another is prepared for reading. It's called "Synchronous" DRAM because the memory is synchronized with the clock speed that the computer's CPU bus speed is optimized for. The faster the bus speed, the faster the SDRAM can be. In other words, SDRAM's timing is synchronized to the system clock. By running in sync to an external clock signal, SDRAM can run at the same speed as the CPU/memory bus. It would have been obvious to one of ordinary skill in the art at the time the invention was made to employ SRAM in memory module 6 of Kenny, since the use of SDRAM is old and well-known, as evidence by the definition of SDRAM provided by Wikipedia.com. cited below, for improving latency. Note also that since the interface controller of the arbiter 4 is in direct communication with the memory slave 6 SDRAM controller, it is clear that controller interface is an SDRAM controller interface which interacts with at least one SDRAM controller of the at least one slave unit.

Response to Arguments

Applicants' arguments filed 4/21/2006 have been fully considered but they are not persuasive.

At the outset, Applicants are reminded that claims subject to examination will be given their broadest reasonable interpretation consistent with the specification. *In re Morris*, 127 F.3d 1048, 1054-55 (Fed. Cir. 1997). In fact, the "examiner has the duty of police claim language by giving it the broadest reasonable interpretation." *Springs*

Art Unit: 2111

Window Fashions LP v. Novo Industries, L.P., 65 USPQ2d 1862, 1830, (Fed. Cir. 2003). Applicants are also reminded that claimed subject matter not the specification, is the measure of the invention. Disclosure contained in the specification cannot be read into the claims for the purpose of avoiding the prior art. *In re Sporck*, 55 CCPA 743, 386 F.2d, 155 USPQ 687 (1986).

With this in mind, the discussion will focus on how the terms and relationships thereof in the claims are met by the references. Response to any limitations that are not in the claims or any arguments that are irrelevant and/or do not relate to any specific claim language will not be warranted.

The 112 Rejection:

The rejection under 112, 2nd paragraph is hereby withdrawn in view of Applicants' amendment.

The 101 Rejection:

The rejection of claims 19-24 and 25-32 is hereby withdrawn in view of Applicants' argument.

With regard to claims 25 and 33, Applicants argue that claims 25 and 33 are generate a useful, concrete, and tangible result." Contrary to Applicants' argument, claims 25 and 33 are directed to a "software" which is a computer program. It is Applicants' own admission that claims 25 and 33 are directed to a "software," which is a computer program. The description or expressions of the programs, are not physical

Art Unit: 2111

things.” They are neither computer components nor statutory processes, as they are not “acts” being performed. Such claimed computer programs do not define any structural and functional interrelationships between the computer program and other claimed elements of a computer, which permit the computer program’s functionality to be realized.

In order to overcome the 35 USC 101 rejection, claims 25 and 33 must be amended in such a way that they must clearly directed to a method that is implemented by hardware.

The Kenny 102 Rejection:

With regard to claims 1, 14, and 26, Applicants argue that “Figs. 9A-9B of Kenny illustrate a timing diagram between three (3) masters, CPU interface controller 5, graphics controller (GRPH) 8 and PCI 7, the bus arbiter 4, and slaves 6 and 9. As illustrated in Figs. 9A and 9B, the arbiter grants virtual channels A, B, and C of descending priorities to CPU interface controller 5, PCI controller 7, and GRPH 8 by asserting signals GRANT CHLNA, GRANT CHLNB, and GRANT CHNLC at times t1, t3, and t5, respectively, as indicated by waveform events 83, 91 and 93, respectively. In contrast, the arbiter in example embodiments of the present invention generates the pseudo-grant signals HGRANTI, HGRANTZ to all requesting master units, for example, master units 1 and 2, at the same time. Applicants respectfully submit that independent claims 1, 14, and 26 have been amended to further recite this distinction. Accordingly,

Applicants respectfully submit that claims 1-10 and 13-33 are patentable over Kenny, for at least the reasons set forth above.”

Contrary to Applicants' argument, the arbiter 4 in Kenny “assigns a virtual channel to each master/slave pair requesting the data bus for data transfer between the master module and a slave module. Each virtual channel represents a timeslice on the bus and is owned by a separate master/slave pair, thereby permitting multiple master/slave pairs to have concurrent ownership of the singular data bus” (emphasis added). Note that the word “concurrent” means “at the same time.” In another word, the arbiter 4 grants or bus ownership bus grant to the virtual channel of every requesting master before actual arbitration, wherein “data transfer between the master/slave pair commences immediately upon the arbiter asserting the appropriate ‘channel active’ signal.” It is clear that assigning concurrent ownership (bus ownership or bus grant) of a single data bus to each master by the arbiter before actual arbitration is interpreted as providing a pseudo or fake bus grant signal by the arbiter to each master at the same time. Specifically, Kenny discloses that “concurrent ownership of the data bus by multiple master/slave pairs advantageously enhances bus accessibility over conventional split-transaction bus protocols since the transactional overhead associated with bus re-acquisition protocols between a master/slave pair is eliminated. Since each channel, hence each master/slave pair, has its own unique channel active signal, data transfer between the master/slave pair commences immediately upon the arbiter asserting the appropriate “channel active” signal.” Kenny further discloses that “FIG. 9 is a timing diagram summarizing concurrent transactions of three

Art Unit: 2111

virtual channels of the present invention." In addition, Kenny discloses that "[a]ll concurrent virtual channel owners wait for an access grant by arbiter 4 to data bus 2. Access to data bus 3 to a particular virtual channel occurs when arbiter 4 asserts the virtual channel's active signal (e.g., CHNLA ACTIVE). Unlike prior art split transaction buses, transfer of possession of the data bus to a master/slave pair using the method of this invention advantageously does not require additional "handshaking" (i.e., address transfer protocols) between the master and the slave."

In any event, from Fig. 9A and B of Kenny, at the same time (the time or clock cycle defined by t1-t5, or the time defined by difference between t5 and t1) pseudo grant signal is generated to each master. Alternatively, note that channels A, B, and C (Figs. 9(A, B) use the same time scale t0-t16 (see Fig. 9A, B). Therefore, at the same time t5, all pseudo signals are grant or bus ownership are grant to all requesting masters.

The Kenny 103 Rejection:

Applicants do not separately argue against the rejection of claims 11 and 13 under 35 USC 103.


THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

Art Unit: 2111

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication should be directed to Khanh Dang at telephone number 571-272-3626.



Khanh Dang
Primary Examiner